AMX DESIGN XPRESS V 1.5 - PROGRAMMER GUIDE Guía de usuario Pagina 17

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 120
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 16
Virtex-5 FPGA Integrated Endpoint Block www.xilinx.com 17
UG197 (v1.5) July 22, 2009
R
Chapter 2
Integrated Endpoint Block Functionality
Summary
This chapter presents information on the architecture and functionality of the Virtex-5
FPGA Integrated Endpoint block. The sections include:
“Architecture Overview”
“Virtex-5 FPGA Integrated Endpoint Block Interface Descriptions”
“Registers”
Architecture Overview
The PCI Express protocol is divided into three layers: the Transaction Layer, the Data Link
Layer, and the Physical Layer. These three layers interact with the Configuration Space.
The Virtex-5 FPGA Integrated Endpoint block (Figure 2-1) provides the full functionality
of the Transaction Layer, the Data Link Layer, the Physical Layer, and the Configuration
Space as per the PCI Express Base 1.1 Specification.
Vista de pagina 16
1 2 ... 12 13 14 15 16 17 18 19 20 21 22 ... 119 120

Comentarios a estos manuales

Sin comentarios